ExCL User Docs
HomeAbout
  • Introduction
  • Acknowledgment
  • System Overview
    • amundsen
    • apachepass
    • clark
    • cousteau
    • docker
    • emu
    • equinox
    • excl-us
    • explorer
    • faraday
    • Hudson
    • leconte
    • lewis
    • mcmurdo
    • Milan
    • minim1
    • Oswald
    • pcie
    • quad
    • radeon
    • snapdragon
    • thunderx
    • Triple Crown
    • Xavier
    • zenith
  • ExCl Support
    • ExCL Team
    • Frequently Encountered Problems
    • Access to ExCL
    • Contributing
    • Glossary & Acronyms
    • Requesting Access
    • Outages and Maintenance Policy
    • Backup & Storage
  • Quick-Start Guides
    • ExCL Remote Development
    • Apptainer
    • Conda and Spack Installation
    • Devdocs
    • GitHub CI
    • Gitlab CI
    • Groq
    • Julia
    • Jupyter Notebook
    • Marimo
    • Ollama
    • Open WebUI
    • Python
    • Siemens EDA
    • ThinLinc
    • Visual Studio Code
    • Vitis FPGA Development
  • Software
    • Compilers
    • ExCl DevOps: CI/CD
    • Git
    • Modules
    • MPI
  • Devices
    • BlueField-2
  • Contributing via Git
    • Git Basics
      • Git Command Line
      • Git Scenarios
    • Authoring Guide
Powered by GitBook
On this page
  • pcie
  • Description
  • Use
  • Current VMs
  • Access
  • Images
  • Contact

Was this helpful?

Edit on GitHub
Export as PDF
  1. System Overview

pcie

pcie

Description

This system is intended for pci-based device support.

This system is a generic development server purchased with the intent of housing various development boards as needed.

The system is

  • Atipa

  • Tyan Motherboard S7119GMR-06

  • 192 GB memory

  • Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHzIntel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 2x16 cores no hyperthreading

  • Centos

Use

This system is used for heterogeneous accelerator exploration and FPGA Alveo/Vitis-based development.

Current VMs

Name
Purpose

Spike

Main VM with GPUs and FPGAs passed to it. This VM uses Ubuntu 22.04 and software is deployed via modules.

Intrepid

Legacy Vitis development system. Also has docker deployed for Vitis AI work.

Aries

Access

There is not currently special access permissions. System is available to ExCL users. This may change as needed.

Images

Contact

Please send assistance requests to excl-help@ornl.gov.

PreviousOswaldNextquad

Last updated 9 months ago

Was this helpful?

Has specialized Vivado install for Ettus RFSoC development. See and for the applied patches.

USRP Hardware Driver and USRP Manual: Generation 3 USRP Build Documentation (ettus.com)
FIR Compiler IP: FIR output is incorrect when using symmetric coefficients and convergent rounding (xilinx.com)
system layout
pci detail
device wiring detail
disks/fans/cpu